

CLAIMS

What is claimed is:

Sub A³

1. An apparatus comprising:
2 a configuration storage containing configuration parameters to configure a
3 processor in one of a normal execution mode and an isolated execution mode;
4 an access generator circuit coupled to the configuration storage to generate an
5 isolated access signal using at least one of the configuration parameters and access
6 information in a transaction, the isolated access signal being asserted when the processor
7 is configured in the isolated execution mode; and
8 a bus cycle decoder coupled to the access generator circuit to generate an isolated
9 bus cycle corresponding to a destination in the transaction using the asserted isolated
10 access signal and the access information.

1 2. The apparatus of claim 1 wherein the configuration parameters include an
2 isolated setting and an execution mode word.

1 3. The apparatus of claim 1 wherein the destination in the transaction is one
2 of an isolated memory area in a memory external to the processor, an isolated register,
3 and an isolated state.

1 4. The apparatus of claim 3 wherein the access information comprises a
2 physical address and an access type.

1 5. The apparatus of claim 4 wherein the configuration storage comprises:
2 a register to contain the isolated setting for defining the isolated memory area.

1 6. The apparatus of claim 5 wherein the isolated setting is one of a mask
2 value, a base value, and a length value.

1 7. The apparatus of claim 6 wherein the configuration storage further
2 comprises:
3 a processor control register to contain the execution mode word, the execution
4 mode word being asserted when the processor is configured in the isolated execution
5 mode.

1 8. The apparatus of claim 7 wherein the access generator circuit comprises:
2 an address detector to detect if the physical address is within the isolated memory
3 area defined by the isolated setting.

1 9. The apparatus of claim 8 wherein the isolated bus cycle is one of a data
2 access cycle, a control access cycle, and a logical processor access cycle.

1 10. The apparatus of claim 9 wherein the data access cycle is generated when
2 the access type is a memory reference to the isolated memory area.

1 11. The apparatus of claim 9 wherein the isolated register is in a chipset
2 external to the processor.

1 12. The apparatus of claim 11 wherein the control access cycle is generated
2 when the access type is an input/output reference to the isolated register.

1 13. The apparatus of claim 9 wherein the logical processor access cycle is
2 generated when the access type is one of a logical processor entry to and a logical
3 processor withdrawal from the isolated state.

1 14. The apparatus of claim 13 wherein the logical processor entry to the
2 isolated state updates a logical processor counter in the chipset in a first direction.

1 15. The apparatus of claim 13 wherein the logical processor withdrawal from
2 the isolated state updates a logical processor counter in the chipset in a second direction.

1 16. A method comprising:

2 configuring a processor in one of a normal execution mode and an isolated
3 execution mode using a configuration storage in the processor, the configuration storage
4 containing configuration parameters;

5 asserting an isolated access signal by an access generator circuit using at least one
6 of the isolated area parameters and access information in a transaction when the processor
7 is configured in the isolated execution mode; and

8 generating an isolated bus cycle corresponding to a destination in the transaction
9 by a bus cycle decoder using the asserted isolated access signal and the access
10 information.

1 17. The method of claim 16 wherein the configuration parameters include an
2 isolated setting and an execution mode word.

1 18. The method of claim 16 wherein the destination in the transaction is one of
2 an isolated memory area in a memory external to the processor, an isolated register, and
3 an isolated state.

1 19. The method of claim 18 wherein the access information includes a
2 physical address and an access type.

1 20. The method of claim 19 wherein configuring comprises:
2 defining the isolated memory area using the isolated setting contained in a
3 register.

1 21. The method of claim 20 wherein the isolated setting is one of a mask value
2 a base value, and a length value.

1 22. The method of claim 21 wherein configuring further comprises:
2 asserting the execution mode word in a processor control register when the
3 processor is configured in the isolated execution mode.

1 23. The method of claim 22 wherein asserting the isolated access signal
2 comprises:

3 detecting if the physical address is within the isolated memory area defined by the
4 isolated setting by an address detector.

1 24. The method of claim 23 wherein the isolated bus cycle is one of a data
2 access cycle, a control access cycle, and a logical processor access cycle.

1 25. The method of claim 24 wherein the data access cycle is generated when
2 the access type is a memory reference to the isolated memory area.

1 26. The method of claim 24 wherein the isolated register is in a chipset
2 external to the processor.

1 27. The method of claim 26 wherein the control access cycle is generated
2 when the access type is an input/output reference to the isolated register.

1 28. The method of claim 24 wherein the logical processor access cycle is
2 generated when the access type is one of a logical processor entry to and a logical
3 processor withdrawal from the isolated state.

1 29. The method of claim 28 wherein the logical processor entry to the isolated
2 state updates a logical processor counter in the chipset in a first direction.

1 30. The method of claim 28 wherein the logical processor withdrawal from the
2 isolated state updates a logical processor counter in the chipset in a second direction.

1 31. A system comprising:

2 a chipset;

3 a memory coupled to the chipset having an isolated memory area; and

4 a processor coupled to the chipset and the memory having an isolated bus cycle
5 generator, the isolated bus cycle generator comprising:

6 a configuration storage containing configuration parameters to
7 configure the processor in one of a normal execution mode and an isolated
8 execution mode,

9 an access generator circuit coupled to the configuration storage to
10 generate an isolated access signal using at least one of the isolated area
11 parameters and access information in a transaction, the isolated access
12 signal being asserted when the processor is configured in the isolated
13 execution mode, and

14 a bus cycle decoder coupled to the access generator circuit to
15 generate an isolated bus cycle corresponding to a destination in the
16 transaction using the asserted isolated access signal and the access
17 information.

1 32. The system of claim 31 wherein the configuration parameters include an
2 isolated mode value and an execution mode word.

1 33. The system of claim 31 wherein the destination in the transaction is one of
2 the isolated memory area, an isolated register, and an isolated state.

1 34. The system of claim 33 wherein the access information includes a physical
2 address and an access type.

1 35. The system of claim 34 wherein the configuration storage comprises:
2 a register to contain the isolated setting for defining the isolated memory area.

1 36. The system of claim 35 wherein the isolated setting is one of a mask value,
2 a base value, and a length value.

1 37. The system of claim 36 wherein the configuration storage further
2 comprises:

3 a processor control register to contain the execution mode word, the execution
4 mode word being asserted when the processor is configured in the isolated execution
5 mode.

1 38. The system of claim 37 wherein the access generator circuit comprises:
2 an address detector to detect if the physical address is within the isolated memory
3 area defined by the isolated setting.

1 39. The system of claim 38 wherein the isolated bus cycle is one of a data
2 access cycle, a control access cycle, and a logical processor access cycle.

1 40. The system of claim 39 wherein the data access cycle is generated when
2 the access type is a memory reference to the isolated memory area.

1 41. The system of claim 39 wherein the isolated register is in a chipset
2 external to the processor.

1 42. The system of claim 41 wherein the control access cycle is generated when
2 the access type is an input/output reference to the isolated register.

1 43. The system of claim 39 wherein the logical processor access cycle is
2 generated when the access type is one of a logical processor entry to and a logical
3 processor withdrawal from the isolated state.

1 44. The system of claim 43 wherein the logical processor entry to the isolated
2 state updates a logical processor counter in the chipset in a first direction.

1 45. The system of claim 43 wherein the logical processor withdrawal from the
2 isolated state updates a logical processor counter in the chipset in a second direction.

Add A4